Abstract
Introduction
Non-Volatile-Memories architectures are facing major technological efforts [1]. Proposals to solve scaling issues are focused on gate stack shrink keeping the highest control gate coupling factor. As a consequence in a near future, the floating gate should be abandoned to the profit of local trapping using nanocristals [2] or trapping layer such as nitride [3] . In addition non-volatile memories are being developed to be compatible with future thin silicon film CMOS technologies: for FinFet [4] and Silicon-On-Nothing (SON) architectures [5] [6] . SQeRAM (SON based Quasinon-volatile RAM) architecture has been proposed for low voltage non-volatile memory cell to address embedded NVM needs [7] . Electrical behavior of this cell is summarized in the following after a short description of process and morphology.
Process and Technology
SQeRAM process is described Figure 1 . A doubleepitaxy of SiGe and Si is performed on a bulk substrate. A gate stack is realized with nitride offsets, sacrificial oxide spacers and hard mask (A). Then gate stack and thin silicon film are protected during the junction etch (B). A partial removal of SiGe creates notches, called wings, situated under the gate (C). Wings are filled with thin ONO stack and N+ in situ doped Polysilicon depositions (D). Then several anisotropic etches prepare the surfaces for the last epitaxy (E), Source and Drain regrow keeping the wings safe (F). Figure 2 is a TEM cross-section of a resulted device which has been electrically characterized.
As one can conclude, memory charges are stored under the channel. The original gate stack of the logic devices is conserved. A Thin ONO is introduced for low voltage biases. The thickness and quality of this dielectric layer determines retention of the device. PolySilicon wings allow to apply biases under channel without any additional contact.
Memory principle: electrical properties
SQeRAM operates a less than 3V supply. The biases used in this paper are summarized in Table 1 . Read operation has been performed here with drain voltage of 0.1V. Figure 3 shows after a Write sweep a 300mV memory window with a maximum bias of 2.5V on the drain. Forward (FD) and Reversed (RD) Diode pulses are used to vary the stored charge. Diode bias cycling has been used to investigate the memory ability of the devices. Initial mobility is not completely restored by FD pulse. The sub-threshold slope is slightly degradated after the first RD pulse Figure 4a ). As the sub-threshold slope stays quite similar during the cycle, there is no more interface degradation after the first pulse.
States 0 and 1 are respectively defined after FD and RD pulses. Figure 5 and 6 give memory windows after FD/RD cycle for both 30Å and 50Å gate oxide devices.
In Figure 7 , ∆VT memory window corresponds to the difference of gate bias applied for a same current in the device at both states. Memory window is higher for thick gate oxide under threshold due to a better charge effect as gate coupling is lower. Memory window in inversion regime is better for a 30Å oxide thickness related to mobility variation.
Memory window study
TCAD simulation is used to evaluate charge density and mobility variations for 30Å gate oxide device. Figure 8 details the simulated device. Table 2 summarizes the used parameters according TEM cross-section analysis (Figure 2) . A constant surface charge density is assumed in the ONO in both wings. Mobility and charge density have been adapted to fit the curve (Figure 9 ). Simulation considers memory effect due to a 10 13 e -/cm 2 charge density. There is a 9.5 cm 2 .V -1 .s -1 mobility variation between states 0 and 1. A 20 cm 2 .V -1 .s -1 mobility degradation is observed between initial curve and state 0. Figure 10 shows the resulting memory windows from simulation versus measurements. The behavior in inversion regime (A) is reproduced: mobility variation is a good way to explain ∆VT increase in this regime. In far subthreshold (B) regime it is also reproduced. The small difference of sub-threshold slope between the 2 states ( Figure  6 ) explains ∆VT increase during the transition (C).
Conclusion
More than 300mV memory window can be obtained for a density of 10 13 electrons per cm 2 . Degradation occurs in the early steps of writing. Our study has demonstrated that SQeRAM cell memory window depends on both threshold voltage and mobility variations. Reliability enhancement needs more efforts on device integration and ONO stack.
Acknowledgment:
This work is supported in the frame of MINAmI European project (WP6) www.fp6-minami.org 
VG (V)
ID (µA/µm) initial after 1st RD after 1st FD after 2nd RD after 2nd FD after 3rd RD a)
1.E-05
1.E-04
1.E-03
1.E-02
1.E-01
1.E+00 
